National Semiconductor

MM5402, MM5405 Digital Alarm Clocks

General Description

The MM5402, MM5405 digital alarm clocks are mono-lithic MOS integrated circuits utilizing N-channel low-threshold, enhancement mode and ion-implanted depletion mode devices. They provide all the logic required to build several types of clocks and timers with up to four display modes (time, seconds, alarm and sleep) to maximize circuit utility, but are specifically intended for clock-radio applications. Both devices will directly-drive 7-segment LED displays in either a 12-hour format (3 1/2 digits) with lead-zero blanking, AM/PM indication and flashing colon, or 24-hour format (4 digits) through hard-wire pin selection; the timekeeping function operates from either a 50 or 60 Hz input, also through pin selection. Outputs consist of display drivers, sleep (e.g., timed radio turn-off), and alarm enable. A power-fail indication mode is provided to inform the user of incorrect time display by flashing all "ON" digits at a 1 Hz rate, and is cancelled by simply resetting time. The device operates over a supply range of 7V—11V which does not require regulation.

The MM5405 is electrically identical to the MM5402, but with mirror-image pin-out to facilitate PC board layout when designing a "module" where the LED display and MOS chip are mounted on the same side; the MM5402 is more suited for "L" shaped module designs (vertical LED display, horizontal component board). Both devices are supplied in a 40-lead dual-in-line package.

Features

- 50 or 60 Hz operation
- Single power supply
- 12 or 24 hour display format
- AM/PM outputs } 12 hour format
- Leading-zero blanking }
- 24-hour alarm setting
- All counters are resettable
- Fast and slow set controls
- Power failure indication
- Elimination of illegal time display at turn "ON"
- Direct interface to LED displays
- 9-minute snooze alarm
- Presettable 59-minute sleep timer
- Available in standard (MM5402) or mirror-image (MM5405) pin-out

Applications

- Alarm clocks
- Desk clocks
- Clock radios
- Automobile clocks
- Stopwatches
- Industrial clocks
- Portable clocks
- Photography timers
- Industrial timers
- Appliance timers
- Sequential controllers

Block Diagram

Note. MM5405 pin connections shown in parenthesis.

FIGURE 1

Absolute Maximum Ratings

Voltage at Any Pin	V_{SS} to V_{SS} +12V	Lead Temperature (Soldering, 10 seconds)	300°C
Operating Temperature	−25°C to +70°C	Segment Output Current	(Note 1)
Storage Temperature	−65°C to +150°C		

Electrical Characteristics T_A within operating range, V_{DD} = 7V to 11V, V_{SS} = 0V, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Voltage	Output Driving Display	9		11	V
	Functional Clock	7		11	V
Power Supply Current	No Output Loads				
	V_{DD} = 7V			4	mA
	V_{DD} = 11V			5	mA
50/60 Hz Input					
Frequency	V_{DD} = 7V to 11V	dc	50 or 60	10k	Hz
Logical Low Level		V_{SS}	V_{SS}	V_{SS}+0.5	V
Logical High Level		$V_{DD}-3$	V_{DD}	V_{DD}	V
Input Leakage				100	μA
All Other Input Voltages					
Logical Low Level		V_{SS}	V_{SS}	V_{SS}+0.5	V
Logical High Level	Internal Depletion Load to V_{DD}	$V_{DD}-3$	V_{DD}	V_{DD}	V
Power Failure Detect Voltage	(V_{DD} Voltage), (Note 2)	1		5	V
Count Operating Voltage		7		11	V
Hold Count Voltage	(Note 2)			11	V
Alarm and Sleep Outputs	V_{DD} = 11V				
Logical High, Source	$V_{OH} = V_{SS} + 2$	1			μA
Logical Low, Sink	$V_{OL} = V_{SS} + 2$	5			mA
Output Current Levels	V_{DD} = 9V to 11V				
Common Anode	*(Figure 5a)*				
10's of Hours (b & c), 10's of Minutes (a & d)	Output Common = V_{SS}				
Logical High Level, Leakage	$V_{OH} = V_{DD}$			10	μA
Logical Low Level, Sink	$V_{OL} = V_{SS} + 2V$	24			mA
1 Hz Display					
Logical High Level, Leakage	$V_{OH} = V_{DD}$			10	μA
Logical Low Level, Sink	$V_{OL} = V_{SS} + 2V$	36			mA
All Other Segment Displays					
Logical High Level, Leakage	$V_{OH} = V_{DD}$			10	μA
Logical Low Level, Sink	$V_{OL} = V_{SS} + 2V$	12			mA
Output Current Levels	V_{DD} = 9V to 11V			(Note 1)	
Common Cathode	*(Figure 5b)*				
10's of Hours (b & c), 10's of Minutes (a & d)	Output Common = V_{SS} + 4				
Logical High Level, Source	$V_{OH} = V_{SS} + 1.5V$	20			mA
Logical Low Level, Leakage	$V_{OL} = V_{SS}$			10	μA
1 Hz Display					
Logical High Level, Source	$V_{OH} = V_{SS} + 1.5V$	30			mA
Logical Low Level, Leakage	$V_{OL} = V_{SS}$			10	μA
All Other Segment Displays					
Logical High Level, Source	$V_{OH} = V_{SS} + 1.5V$	10			mA
Logical Low Level, Leakage	$V_{OL} = V_{SS}$			10	μA

Note 1: Segment output current must be limited to 15 mA maximum by user; power dissipation must be limited to 900 mW at 70°C and 1.2W at 25°C.

Note 2: The power-fail detect voltage is 0.25V or more above the hold count voltage. The power-fail latch trips into power-fail mode at least 0.25V above the voltage at which data stored in the time latch is lost.

Note 3: Power supply voltage should not exceed a maximum voltage of 12V under any circumstances, such as during plug in, power up, display "ON"/"OFF", or power supply ripple. Doing so runs the risk of permanently damaging the device.

Functional Description

A block diagram of the MM5402, MM5405 digital clock radio circuit is shown in *Figure 1*. The various display setting modes are listed in Table I, and Table II shows the setting control functions. The following description is based on *Figure 1* and refers to both devices as they are electrically identical.

50 or 60 Hz Input: A shaping circuit *(Figure 3)* is provided to square the 50 or 60 Hz input. This circuit allows use of a filtered sinewave input. The circuit is a Schmitt trigger that is designed to provide about 0.8V hysteresis. A simple RC filter such as shown in *Figure 7*, should be used to remove possible line-voltage transients that could either cause the clock to gain time or damage the device. The shaper output drives a counter chain which performs the timekeeping function.

50 or 60 Hz Select Input: A programmable prescale counter divides the input line frequency by either 50 or 60 to obtain a 1 Hz time base. This counter is programmed to divide by 60 simply by leaving 50/60 Hz select unconnected; pull-up to V_{DD} is provided by an internal depletion load. Operation at 50 Hz is programmed by connecting 50/60 Hz select to V_{SS}.

Display Mode Select Inputs: In the absence of any of these three inputs, the display drivers present time-of-day information to the appropriate display digits. Internal depletion pull-up devices allow use of simple SPST switches to select the display mode. If more than one mode is selected, the priorities are as noted in Table I. Alternate display modes are selected by applying V_{SS} to the appropriate pin. As shown in *Figure 1* the code converters receive time, seconds, alarm and sleep information from appropriate points in the clock circuitry. The display mode select inputs control the gating of the desired data to the code converter inputs and ultimately (via output drivers) to the display digits.

Time Setting Inputs: Both fast and slow setting inputs are provided. These inputs are applied either singly or in combination to obtain the control functions listed in Table II. Again, internal depletion pull-up devices are provided; application of V_{SS} to these pins affects the control functions. Note that the control functions proper are dependent on the selected display mode. For example, a hold-time control function is obtained by selecting seconds display and actuating the slow set input. As another example, the clock time may be reset to 12:00:00 AM, by selecting seconds display and actuating both slow and fast set inputs.

Output Common: All display output drivers are open drain devices with all the sources connected to output common pin. This pin can be used as a common source or a common drain. When used as a common source, this pin is connected to V_{SS} and when used as a common drain, this pin is connected to V_{DD}. This allows the use of either common anode or common cathode LED's for displays. *Figure 5* shows these connections.

12 or 24 Hour Select Input: By leaving this pin unconnected, the outputs for the most-significant display digit (10's of hours) are programmed to provide a 12-hour display format. An internal depletion pull-up device is again provided. Connecting this pin to V_{SS} programs the 24-hour display format. Segment connections for 10's of hours in 24-hour mode are shown in *Figure 6*.

Power Fail Indication: If the power to the integrated circuit drops, indicating a momentary ac power failure and possible loss of clock, all "ON" segments will flash at 1 Hz rate. A fast or slow set input resets an internal power failure latch and returns the display to normal.

Connection Diagrams (Top Views)

Dual-In-Line Package

Pin	Signal		Pin	Signal
1	AM OUTPUT		40	PM OUTPUT
2	10 HRS – b & c		39	COLON (1 Hz)
3	HRS – f		38	12/24 HR SELECT
4	HRS – g		37	10 HR b (24-HR)
5	HRS – a		36	50/60 Hz SELECT
6	HRS – b		35	50/60 Hz INPUT
7	HRS – d		34	FAST SET INPUT
8	HRS – c		33	SLOW SET INPUT
9	HRS – e		32	SECOND DISPLAY INPUT
10	10 MINS – f		31	ALARM DISPLAY INPUT
11	10 MINS – g		30	SLEEP DISPLAY INPUT
12	10 MINS – a & d		29	V_{DD}
13	10 MINS – b		28	V_{SS}
14	10 MINS – e		27	SLEEP OUTPUT
15	10 MINS – c		26	ALARM "OFF" INPUT
16	MINS – f		25	ALARM OUTPUT
17	MINS – g		24	SNOOZE INPUT
18	MINS – a		23	OUTPUT COMMON
19	MINS – b		22	MINS – c
20	MINS – e		21	MINS – d

Order Number MM5402N
See Package 24

Dual-In-Line Package

Pin	Signal		Pin	Signal
1	PM OUTPUT		40	AM OUTPUT
2	COLON (1 Hz)		39	10 HRS – b & c
3	12/24 HR SELECT		38	HRS – f
4	10 HR b (24-HR)		37	HRS – g
5	50/60 Hz SELECT		36	HRS – 1
6	50/60 Hz INPUT		35	HRS – b
7	FAST SET INPUT		34	HRS – d
8	SLOW SET INPUT		33	HRS – c
9	SECOND DISPLAY INPUT		32	HRS – e
10	ALARM DISPLAY INPUT		31	10 MINS – f
11	SLEEP DISPLAY INPUT		30	10 MINS – g
12	V_{DD}		29	10 MINS – a & d
13	V_{SS}		28	10 MINS – b
14	SLEEP OUTPUT		27	10 MINS – e
15	ALARM "OFF" INPUT		26	10 MINS – c
16	ALARM OUTPUT		25	MINS – f
17	SNOOZE INPUT		24	MINS – g
18	OUTPUT COMMON		23	MINS – a
19	MINS – c		22	MINS – b
20	MINS – d		21	MINS – e

Order Number MM5405N
See Package 24

5

Functional Description (Continued)

Alarm Operation and Output: The alarm comparator *(Figure 1)* senses coincidence between the alarm counters (the alarm setting) and the time counters (real time). The comparator output is used to set a latch in the alarm and sleep circuits. The latch output enables the alarm output driver *(Figure 4b)* which is used to control the external alarm sound generator. The alarm latch remains set for 59 minutes, during which the alarm will therefore sound if the latch output is not temporarily inhibited by another latch set by the snooze alarm input or reset by the alarm "OFF" input.

Snooze Alarm Input: Momentarily connecting snooze to V_{SS} inhibits the alarm output for between 8 and 9 minutes, after which the alarm will again be sounded. This input is pulled-up to V_{DD} by an internal depletion device. The snooze alarm feature may be repeatedly used during the 59 minutes in which the alarm latch remains set.

Alarm "OFF" Input: Momentarily connecting alarm "OFF" to V_{SS} resets the alarm latch and thereby silences the alarm. This input is also returned to V_{DD} by an internal depletion device. The momentary alarm "OFF" input also readies the alarm latch for the next comparator output, and the alarm will automatically sound again in 24 hours (or at a new alarm setting). If it is desired to silence the alarm for a day or more, the alarm "OFF" input should remain at V_{SS}.

Sleep Timer and Output: The sleep output can be used to turn "OFF" a radio after a desired time interval of up to 59 minutes. The time interval is chosen by selecting the sleep display mode, (Table I) and setting the desired time interval (Table II). This automatically results in a current sink output which can be used to turn "ON" a radio (or other appliance). When the sleep counter, which counts downwards, reaches 00 minutes, a latch is reset and the sleep output current drive is removed, thereby turning "OFF" the radio. This turn "OFF" may also be manually controlled (at any time in the countdown) by a momentary V_{SS} connection to the Snooze input. The output circuitry is the same as the other outputs *(Figure 4b)*.


FIGURE 3. 50/60 Hz Input Shaping Circuit

FIGURE 4(a). Segment Outputs

FIGURE 4(b). Alarm and Sleep Outputs

Functional Description (Continued)

TABLE I. MM5402, MM5405 Display Modes

*SELECTED DISPLAY MODE	DIGIT NO. 1	DIGIT NO. 2	DIGIT NO. 3	DIGIT NO. 4
Time Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Seconds Display	Blanked	Minutes	10's of Seconds	Seconds
Alarm Display	10's of Hours & AM/PM	Hours	10's of Minutes	Minutes
Sleep Display	Blanked	Blanked	10's of Minutes	Minutes

*If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (no other mode selected).

TABLE II. MM5402, MM5405 Setting Control Functions

SELECTED DISPLAY MODE	CONTROL INPUT	CONTROL FUNCTION
*Time	Slow	Minutes Advance at 2 Hz Rate
	Fast	Minutes Advance at 60 Hz Rate
	Both	Minutes Advance at 60 Hz Rate
Alarm	Slow	Alarm Minutes Advance at 2 Hz Rate
	Fast	Alarm Minutes Advance at 60 Hz Rate
	Both	Alarm Resets to 12:00 AM (Midnight) (12-Hour Format)
	Both	Alarm Resets to 00:00 (24-Hour Format)
Seconds	Slow	Input to Entire Time Counter is Inhibited (Hold)
	Fast	Seconds and 10's of Seconds Reset to Zero Without a Carry to Minutes
	Both	Time Resets to 12:00:00 AM (Midnight) (12-Hour Format)
	Both	Time Resets to 00:00:00 (24-Hour Format)
Sleep	Slow	Subtracts Count at 2 Hz
	Fast	Subtracts Count at 60 Hz
	Both	Subtracts Count at 60 Hz

*When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).



FIGURE 5(a). Common Anode Application


FIGURE 5(b). Common Cathode Application

FIGURE 6. 24-Hour Operation: 10's of Hours Digit Connections

5